

**NEW UTILITY PATENT APPLICATION  
TRANSMITTAL***(Only for new nonprovisional applications under 37 C.F.R. 1.53(b))*Docket No.  
M4065.0321/P321-ATotal pages in this  
submission**TO THE ASSISTANT COMMISSIONER FOR PATENTS**  
**Box Patent Application**  
**Washington, D.C. 20231**

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

PASSIVATION OF SIDEWALLS OF A WORD LINE STACK

and invented by:

**IF A CONTINUATION APPLICATION**, check appropriate box and supply requisite information:☐

Continuation

☒

Divisional

☐

Continuation-in-part (CIP) of prior application No.: 09/376,232

Enclosed are:

**Application Elements**

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 21 pages(s) and including the following:
  - a. ☒ Descriptive title of the invention
  - b. ☐ Cross references to related applications *(if applicable)*
  - c. ☐ Statement regarding Federally-sponsored research/development *(if applicable)*
  - d. ☐ Reference to microfiche appendix *(if applicable)*
  - e. ☒ Background of the invention
  - f. ☒ Brief summary of the invention
  - g. ☒ Brief description of the drawings *(if drawings filed)*
  - h. ☒ Detailed description
  - i. ☒ Claims as classified below
  - j. ☒ Abstract of the disclosure

**Application Elements (continued)**

3. ☒ Drawing(s) (when necessary as prescribed by 35 U.S.C. 113)  
☒ Formal ☐ Informal Number of sheets: 11
4. ☒ Oath or Declaration  
a. ☐ Newly executed (original or copy) ☐ Unexecuted  
b. ☒ Copy from a prior application (37 C.F.R. 1.63(d) (for continuation/divisional applications only)  
c. ☐ With Power of Attorney ☐ Without Power of Attorney
5. ☐ Incorporation by reference (usable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Computer program in microfiche
7. ☐ Genetic sequence submission (if applicable, all must be included)  
a. ☐ Paper copy  
b. ☐ Computer readable copy  
c. ☐ Statement verifying identical paper and computer readable copies

**Accompanying Application**

8. ☒ Assignment papers (COPIES of cover sheet & document(s) from parent application)
9. ☒ 37 C.F.R. 3.73(b) statement (COPY from parent application)
10. ☐ English translation document (if applicable)
11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS citations
12. ☒ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☐ Certified copy of priority document(s) (if foreign priority is claimed)
15. ☐ Certificate of Mailing  
☐ First Class ☐ Express Mail (Label No.: \_\_\_\_\_ )
16. ☐ Small Entity statement(s) -- # submitted \_\_\_\_\_ (if Small Entity status claimed)

**Accompanying Application (continued)**

- 17.
- ☐
- Additional enclosures (please identify below):

**Fee Calculation and Transmittal**

The filing fee for this utility patent application is calculated and transmitted as follows:

- ☒
- Large Entity
- ☐
- Small Entity

<b><u>CLAIMS AS FILED</u></b>					
<b>For</b>	<b># Filed</b>	<b># Allowed</b>	<b># Extra</b>	<b>Rate</b>	<b>Fee</b>
<b>Total Claims</b>	6	- 20 =		x \$18.00	
<b>Independent Claims</b>	1	- 3 =		x \$78.00	
<b>Multiple Dependent Claims (check if applicable)</b> <input type="checkbox"/>					
<b>Other Fees (specify purpose):</b>					
<b>BASIC FEE</b>					\$690.00
<b>TOTAL FILING FEE</b>					\$690.00

- ☒ A check in the amount of \$690.00 to cover the total filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and Deposit Account No. 4 - 1073 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of \_\_\_\_\_ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.31(b).



Dated: May 25, 2000

Thomas J. D'Amico  
Attorney Reg. No.: 28,371  
Dickstein Shapiro Morin & Oshinsky LLP  
2101 L Street NW  
Washington, DC 20037-1526  
(202) 785-9700

PATENT  
Docket No.: M4065.0321/P321A

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:  
Pai-hung Pan et al.

Serial No.: Not Yet Assigned

Group Art Unit: 2815

Filed: Concurrently Herewith

Examiner: Not Yet Assigned

For: PASSIVATION OF SIDEWALLS OF  
A WORD STACK

Assistant Commissioner for Patents  
Washington, D.C. 20231

**FIRST PRELIMINARY AMENDMENT**

Dear Sir:

Prior to examination on the merits, please amend the above-identified U.S. patent application as follows:

**In the Specification:**

Page 1, line 3, before "Background", insert --This application is a divisional application of U.S. patent application Serial No. 09/376,232 filed August 18, 1999, the entirety of which is incorporated herein by reference.--

**In the Claims:**

Please cancel claims 1 - 24.

REMARKS

Claims 1-24 have been cancelled. Claims 25-30 are pending in this application. Each of the presently pending claims in this application is believed to be in immediate condition for allowance. Accordingly, the Examiner is respectfully requested to pass this application to issue.

Dated: May 25, 2000

Respectfully submitted,

By 

Thomas J. D'Amico

Registration No.: 28,371

Brian A. Lemm

Registration No.: 43,748

DICKSTEIN SHAPIRO MORIN &

OSHINSKY LLP

2101 L Street NW

Washington, DC 20037-1526

(202) 785-9700

Attorneys for Applicant

**APPLICATION**  
**FOR**  
**UNITED STATES LETTERS PATENT**

**TITLE:** PASSIVATION OF SIDEWALLS OF A WORD LINE STACK  
**APPLICANTS:** PAI-HUNG PAN; MARTIN C. ROBERTS; GURTEJ S. SANDHU;  
WEIMIN LI; CHRISTOPHER W. HILL; VISHNU K. AGARWAL

"EXPRESS MAIL" Mailing Label Number EI372100871US

Date of Deposit August 18, 1999

I hereby certify under 37 CFR 1.10 that this correspondence is being deposited with the United States Postal Service as "Express Mail Post Office To Addressee" with sufficient postage on the date indicated above and is addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Valentin Figueroa  
VALENTIN FIGUEROA

PASSIVATION OF SIDEWALLS OF A WORD LINE STACK

BACKGROUND

5           The present invention relates generally to semiconductor devices and, more particularly, to the fabrication of word line stacks.

          During the manufacture of some integrated circuits, field effect transistor (FET) gate electrodes and gate  
10   electrode interconnects are etched from a thick conductive layer that covers other circuitry. For example, in semiconductor memory circuits, wherever a word lines passes over a field oxide region, it functions as a gate electrode interconnect; wherever the word line passes over a gate  
15   dielectric layer overlying an active region, the word line functions as a gate electrode.

          In early generations of integrated circuits, gate electrodes and electrode interconnects were often etched from a heavily-doped polycrystalline silicon (polySi) layer.  
20   However, fast operational speeds and low stack heights that are desirable for some applications could not be obtained using the polySi layer. Faster operational speeds, for example, are required for certain high-speed processor and memory circuits. Reduced stack heights are desirable for  
25   increasing the planarity of the integrated circuit to obtain better photolithographic resolution. To achieve increased operational speeds and lower stack heights in subsequent generations of integrated circuits, it became necessary to reduce the sheet resistance of the conductive layer from  
30   which the gates and gate interconnects were formed. A significant improvement in the conductivity of gate electrodes and gate interconnects was obtained by forming a low-resistance metal silicide layer on top of the electrode/interconnect layer.

A silicide is a binary compound formed by the reaction of a metal and silicon (Si) at an elevated temperature. Refractory metal silicides, for example, include a refractory metal, such as tungsten (W) or titanium (Ti), and have relatively high melting points in the range of about 1,400 degrees Celsius (°C) to greater than about 3,400 °C. Metals with a high melting point are preferred for structures, such as gates, that are created early in the fabrication process because the processing of integrated circuit typically involves a series of steps performed at elevated temperatures. In contrast, a metal layer formed at the end of the fabrication process need not have a particularly high melting point. Thus, aluminum (Al), which has a melting point of only about 660 °C, generally is used only for the upper level interconnect lines and is applied to the circuitry only after no further processing of the wafer above about 600 °C is required. Although metal silicides have significantly higher conductivity than heavily-doped polySi, a silicide is about an order of magnitude more resistive than the pure metal from which it is formed.

To improve the properties of gates and gate interconnects even further, integrated circuit manufacturers are investigating the use of pure metal layers. Tungsten, for example, is of particular interest because it is relatively inexpensive, has a high melting point (approximately 3,410 °C), and is known to be compatible with current manufacturing techniques.

The use of unreacted tungsten metal as a conductive word line layer can create certain problems during the fabrication process of the integrated circuit. The word line materials often must be capable of withstanding high temperature processing in an oxidizing environment. For example, shortly after the word line stack is patterned, a



source/drain reoxidation is performed to repair damage that occurs to the gate oxide near the corners of source and drain regions as a result of etching the word line. The source/drain reoxidation reduces the electric field strength at the gate edge by upwardly chamfering the edge, thereby reducing the "hot electron" effect that can cause threshold voltage shifts. However, during such a reoxidation process, exposed tungsten along the edges or sidewalls of the stack is converted quickly to tungsten trioxide gas at high temperatures in the presence of oxygen. Moreover, sublimation of the tungsten oxide is not self-limiting. The oxidation of the tungsten layer as well as oxidation of the barrier layer degrades the electrical properties of the word line. Accordingly, passivation of the exposed edges or sidewalls of the tungsten layer and the barrier layer is desirable.

Various techniques have been proposed for passivating the sidewalls of the word line stack prior to reoxidation of the gate dielectric. However, some of the proposed techniques are not easily integrated into standard device fabrication processes, while other techniques do not result in sufficient reoxidation of the gate dielectric in a sufficiently short period of time.

#### SUMMARY

In general, techniques are disclosed for passivating exposed surfaces of a word line stack such as sidewalls of a metal layer or a conductive barrier layer to help prevent conversion of those layers to a non-conductive compound during a subsequent oxidation process.

According to one aspect, a method of fabricating an integrated circuit on a wafer includes forming a gate electrode stack over a gate dielectric and forming nitride

spacers along sidewalls of the gate electrode stack other than along lowermost portions of the sidewalls. Subsequently, a reoxidation process is performed with respect to the gate dielectric.

5           According to another aspect, a word line stack is formed over a gate dielectric. Forming the word line stack includes forming a polysilicon layer on the gate dielectric and forming a metal layer above the polysilicon layer. Nitride spacers are formed along portions of sidewalls of  
10 the word line stack adjacent the metal layer. At least lower portions of sidewalls of the polysilicon layer are not covered by the nitride spacers. Subsequently, a reoxidation process is performed.

Various implementations include one or more of the  
15 following features. Forming the nitride spacers can include forming a nitride layer over the wafer, and etching the nitride layer to form the nitride spacers. The nitride layer can be formed, for example, by chemical vapor deposition, and etching the nitride layer can include  
20 performing an anisotropic etch such as reactive ion etch process.

Prior to forming the nitride spacers, an oxide layer can be formed adjacent the lowermost portions of the sidewalls of the stack. The oxide layer can be formed, for  
25 example, using a high density plasma process, a collimated sputtering process or a flowfill technique. Such techniques can be advantageous in forming an oxide which is thicker on horizontal surfaces of the wafer than on vertical surfaces, such as the sidewalls of stack. In some implementations, an  
30 isotropic etch is used to remove portions of the oxide layer so as to expose the sidewalls of the metal layer and/or the conductive barrier layer prior to forming the nitride spacers.

Following formation of the nitride spacers, a portion or substantially all of the oxide formed on the horizontal surfaces can be removed prior to performing the reoxidation. The oxide can be removed from the horizontal surfaces, for example, using a selective wet etch.

According to another aspect, an integrated circuit includes a semiconductor wafer and a gate dielectric film disposed on a surface of the wafer. A gate electrode stack, which includes multiple layers, is disposed on the gate dielectric film. Nitride spacers extend along sidewalls of the gate electrode stack other than along lowermost portions of the sidewalls.

Some implementations include a polysilicon layer on the gate dielectric film and a metal layer above the polysilicon layer with the spacers extending along sidewalls of the metal layer. The stack also can include a conductive barrier layer between the polysilicon layer and the metal layer, with the spacers extending along sidewalls of the barrier layer as well. In some situations, the spacers have a thickness in the range of about 50 Å to about 500 Å.

One or more of the following advantages are present in some implementations. By providing the nitride spacers along the exposed surfaces of the metal layer and/or the conductive barrier layer, those surfaces can be passivated, thereby preventing or reducing the conversion of those layers to non-conductive compounds. At the same time, the nitride spacers can be formed so that they do not interfere with the subsequent reoxidation process. Thus, the electrical properties of the resulting devices can be improved. In particular, metals such as tungsten can be used as the metal layer of the word line stack to take advantage of tungsten's relatively low expense, high melting point and compatibility with current manufacturing

techniques. Reoxidation of the gate dielectric can be performed quickly and efficiently so as to repair damage to the gate dielectric that may occur during earlier fabrication steps, thereby reducing the hot electron effect that can cause threshold voltage shifts.

In addition, forming a non-conformal oxide layer, which is thicker on horizontal surfaces of the wafer than on the sidewalls of the gate stack, prior to etching the nitride spacers can help reduce or eliminate pitting of the underlying semiconductor substrate.

Other features and advantages will be readily apparent from the following detailed description, the accompanying drawings, and the claims.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a cross-section of an exemplary word line stack.

FIGS. 2 through 4 illustrate cross-sections of an exemplary word line stack during passivation of the sidewalls of the stack according to the invention.

FIG. 5 illustrates the word line stack during a drain/source reoxidation according to the invention.

FIG. 6 illustrates the word line stack during a drain/source reoxidation according to an alternative embodiment of the invention.

FIG. 7 illustrates the word line stack during a drain/source reoxidation according to yet another embodiment of the invention.

FIGS. 8 and 9 illustrate passivation of the sidewalls of the word line stack according to another embodiment of the invention.

FIG. 10 is a flow chart of a method according to the invention.

FIG. 11 illustrates a cross-section of an exemplary integrated circuit including word line stacks passivated according to the invention.

#### DETAILED DESCRIPTION

5 Referring to FIG. 1, an exemplary word line stack 10 includes a polysilicon layer 11, a conductive barrier layer 12, a metal layer 13, and a cap which can include, for example, a silicon dioxide ( $\text{SiO}_2$ ) layer 14 and a nitride layer 15.

10 The barrier layer 12 should be impermeable to silicon and metal atoms and, in some embodiments, can include tungsten nitride ( $\text{WN}_x$ ) or titanium nitride ( $\text{TiN}_x$ ). The metal layer 13 can comprise, for example, aluminum (Al), copper (Cu), or a metal or metal alloy. Exemplary metals  
15 include tungsten (W), titanium (Ti), platinum (Pt), palladium (Pd), cobalt (Co), molybdenum (Mo), nickel (Ni), rhodium (Rh) and iridium (Ir).

The word line stack 10 overlies a Si wafer 14 with source and drain regions 19 formed on either side of the  
20 stack 10. The polySi layer 11 is insulated from the substrate 17 by a gate dielectric layer 16.

The word line stack 10 can be formed by conventional techniques. For example, the substrate 17 can be oxidized to form the gate dielectric layer 16. Materials for the  
25 polySi layer, the barrier layer 12, the metal layer 13, the  $\text{SiO}_2$  layer 14 and the nitride layer 15 are deposited sequentially, and subsequently are etched to form the stack 10.

The word line stack 10 as shown in FIG. 1 includes  
30 an unpassivated barrier layer 12 and metal layer 13 and represents a starting point for the techniques described in greater detail below. The techniques can be used to help

passivate the exposed edges or sidewalls 18 of the metal layer 13 and the barrier layer 12 so that the word line stack 10 can be processed further in an oxidizing environment without undergoing conversion of the tungsten or other metal to a non-conductive compound. Additionally, the techniques can allow the oxidizing species to diffuse relatively quickly to the corners of the source and drain regions during the subsequent source/drain reoxidation process.

Referring to FIG. 2, an oxide layer 20 is formed over the word line stack 10 and the gate dielectric layer 16. Preferably, the oxide layer 20 should be formed so that a relatively thick oxide film with a height  $h$  is provided over horizontal surfaces of the wafer, whereas a relatively thin oxide film with a thickness  $t$  is provided along the vertical surfaces including the sidewalls or edges 18 of the stack 10.

According to one implementation, the oxide layer 20 is formed, for example, using a high density plasma (HDP) technique or a collimated sputtering technique. According to another implementation, the oxide layer 20 is formed using a flowfill technique. Such techniques are suitable for providing an oxide layer with the height  $h$  greater than the thickness  $t$ . Preferably, the height  $h$  of the oxide layer 20 along the horizontal surfaces should not extend above the lower surface of the polySi layer 11.

In general, using either a HDP or collimated sputtering technique, the height  $h$  and thickness  $t$  of the oxide layer 20 will depend on the particular process parameters used and the topography of the devices formed on the wafer. In one exemplary implementation, the height  $h$  of the oxide layer 20 on the horizontal surfaces can be on the order of about 200 angstroms ( $\text{\AA}$ ), whereas the thickness  $t$  of

the oxide layer 20 formed along the sidewalls 18 is only about 50 Å. In that case, the ratio of the height h to the thickness t would be on the order of about 4 to 1. In another exemplary implementation, the height h of the oxide layer 20 on the horizontal surfaces is on the order of about 1,000 angstroms (Å), whereas the thickness t of the oxide layer 20 formed along the sidewalls 18 is only about 400 Å. The temperature during formation of the oxide layer 20 should be kept sufficiently low so that little or none of the barrier layer and metal layer 12, 13 is converted to oxide. Thus, for example, if the barrier layer 12 comprises  $WN_x$  and the metal layer 13 comprises W, the oxide layer 20 can be formed at a temperature in the range of about 30 °C to about 650 °C.

To form the oxide layer 20 using a flowfill technique, the semiconductor wafer with the word line stack 10 can be placed in a reaction chamber, such as a parallel plate CVD chamber, with silane gas and hydrogen peroxide provided to the chamber interior in the vicinity of the wafer. The silane gas and the hydrogen peroxide react to form  $SiOH_4$ . Preferably, the temperature should be about 0 degrees celsius (°C) or lower. Ratios of the height h of the oxide layer 20 to its thickness t along the sidewalls of the stack 10 can be on the order of about 10 to 1, and even as high as about 100 to 1.

Optionally, if a flowfill technique is used to form the oxide layer 20, an elevated temperature treatment can be performed to help reduce the water content of the oxide film. Such elevated temperature treatments include, for example, anneal processes at a temperature greater than 100 °C, and typically in the range of about 300-500 °C. Alternatively, a plasma treatment or a radiation treatment can be performed.

Following formation of the oxide layer 20, an isotropic etch optionally is performed to remove substantially all the oxide 20 from the sidewalls 18 (FIG. 3). In one particular implementation, a hydrofluoric acid (HF) solution or a N,N,N, trimethyl hydroxide (TMAH) and HF solution can be used. Alternatively, a dry isotropic etch can be used to remove the oxide 20 from the sidewalls 18. In any event, the etchant should be selected so that the layers that form the word line stack 10 are not etched. In some applications, little or no oxide may be formed along the sidewalls 18 and, thus, the isotropic etch to remove the oxide 20 need not be performed.

Next, a substantially conformal nitride layer is deposited over the wafer, for example, by chemical vapor deposition (CVD) or plasma-enhanced CVD (PECVD), and an anisotropic or directional etch is carried out to form nitride spacers 22 along the surfaces or sidewalls 18 of the stack 10 (FIG. 4). For example, a reactive ion etching (RIE) technique or a sputtering technique can be used to form the nitride spacers 22 which, in some implementations, have a thickness in the range of about 50 Å to about 500 Å. The nitride spacers 22, which can comprise, for example, silicon nitride ( $\text{Si}_x\text{N}_y$ ), should extend at least along portions of the sidewalls 18 at which the metal layer 13 and the barrier layer 12 previously were exposed. The nitride spacers 22, however, do not extend to the lower portion of the sidewalls of the polySi layer 11 which remains covered by the oxide layer 20. Use of a non-conformal oxide layer 20, which is relatively thick over the horizontal surfaces of the substrate, can help avoid pitting of the silicon substrate during etching of the nitride spacers.

Following formation of the nitride spacers 22, a source/drain dopant anneal can be performed, and a



source/drain reoxidation is carried out using standard techniques. The reoxidation process can include providing an oxygen-containing gas, such as  $H_2O$  or  $O_2$  to a vicinity of the wafer. In one implementation, the reoxidation is

5 carried out with the oxide layer 20 intact (FIG. 5). As the reoxidation process takes place, oxygen diffuses through the oxide layer 20 to the corners of the source and drain regions 19.

The duration of the reoxidation process may be

10 slightly longer than if it were performed in the absence of the oxide layer 20 because the oxygen must first diffuse through the oxide layer. Nevertheless, compared to an oxide layer 20 formed using a sputtering or high density plasma technique, an oxide layer 20 formed using a flowfill

15 technique can have a density which allows for a relatively high flux of the oxidizing species to diffuse through the oxide layer toward the source and drain regions 19.

During the reoxidation process, the nitride spacers 22 serve as a barrier to prevent the oxygen from interacting

20 with the metal layer 13 and the barrier layer 12. The spacers 22, therefore, passivate those layers and prevent the conversion of those layers to a metal oxide or metal oxynitride. Thus, the combination of the nitride spacers 22 and the oxide layer 20 allows reoxidation near the corners

25 of the source and drain regions 19 while at the same time preventing or reducing oxidation of the barrier and metal layers 11, 12 in the word line stack 10.

Alternatively, prior to performing the source/drain reoxidation process, a selective wet etch can be performed

30 to remove a portion of the oxide layer 20 remaining over the source and drain regions 19 (FIG. 6) or to remove substantially all of the oxide layer 20 remaining over the source and drain regions 19 (FIG. 7). The source/drain

reoxidation process then is performed with the nitride spacers 22 acting as a barrier to the oxygen atoms to prevent oxidation of the metal and/or barrier layers 12, 13.

As can be seen from FIGS. 6 and 7, if the oxide layer 20 is partially or completely removed prior to the source/drain reoxidation, the upper portion of the nitride spacers 22 may extend beyond the top of the stack 10. In general, nitride spacers that extend beyond the top of the stack 10 are not desirable because they make subsequent processing more difficult. To provide spacers that extend to about the same height as the resulting stack 10, the nitride spacers 22 can be over-etched slightly during formation of the spacers (see FIG. 8). The extent of the over-etching that is desirable will depend on the amount of the oxide layer 20 that is to be subsequently removed prior to the source/drain reoxidation. The amount of over-etching of the nitride spacers 22 can be controlled so that following removal of part of all of the oxide layer 20 the top of the stack 10 and the top of the nitride spacers 22 are at about the same height (see FIG. 9).

FIG. 10 is a flow chart of some of the acts that are performed during some implementations.

Referring to FIG. 11, an exemplary semiconductor memory device 30 incorporates word line stacks that form gate electrodes 44 with nitride spacers 48 which extend partially along the sidewalls of the word line stacks.

The device 30 includes an n-type well 34 formed in a p-type silicon substrate 32, and a p-type well 36 formed in the n-type well 34. At the surface of the p-type well 36, a pair of transistors 38 are formed and constitute a memory cell of the device 30. Field oxide regions 45 separate the transistors 38 from other devices formed on the semiconductor wafer.

Each of the transistors 38 includes n-type source/drain regions 40A, 40B, 40C, a gate dielectric film 42, and a stacked gate electrode 44. Each stacked gate electrode 44 can include a polysilicon layer, a conductive barrier layer, a metal layer, and a cap which can include a SiO<sub>2</sub> layer 14 and a nitride layer, as described above with respect to FIG. 1. Nitride spacers 48 extend partially along the sidewalls of the gate electrodes 44 and, in particular, cover the sidewalls of the respective barrier and metal layers.

A first interlayer insulating film 50 is formed over gate electrodes 44, and a metal bit line 52 is connected to the source/drain region 40B through a contact hole 54. The bit line 52 is covered with a second interlayer insulating film 56. Capacitive elements are formed above the insulating film 56. The stacked-type capacitive elements include a lower electrode 58, a capacitor insulating film 60, and an upper electrode 62. Each of the paired lower electrodes 58 is electrically connected to a respective one of the source/drain regions 40A, 40C through contact holes 64 which extend through the first and second interlayer insulating films 50, 56. The capacitive elements are covered with a third interlayer insulating film 66, and metal wiring 68 is provided on the surface of the third interlayer insulating film to access bit lines, capacitor nodes and/or transistors.

As can be seen in FIG. 11, the nitride spacers 48 do not extend all the way to the bottom of the stacked gate electrodes 44. Specifically, the nitride spacers 48 do not completely cover the sidewalls of the polysilicon layer that forms the lowermost layer of the gate electrodes 44. As discussed previously, the nitride spacers 48 allow re-oxidation of the gate dielectric film 42 near the corners or

edges of the source and drain regions 40A, 40B, 40C while at the same time preventing or reducing oxidation of the barrier and metal layers in the gate electrode stacks 44. The invention, thus, allows devices with increased  
5 operational speeds to be obtained by incorporating, for example, pure metal layers such as tungsten into the word line stack. Moreover, reoxidation of the gate dielectric can be performed quickly and efficiently so as to repair damage to the gate dielectric that may occur during earlier  
10 fabrication steps, thereby reducing the hot electron effect that can cause threshold voltage shifts.

Other implementations are within the scope of the following claims.

What is claimed is:

1. A method of fabricating an integrated circuit on a wafer, the method comprising:

5 forming a gate electrode stack over a gate dielectric;

forming nitride spacers along sidewalls of the gate electrode stack other than along lowermost portions of the sidewalls; and

10 subsequently performing a reoxidation process with respect to the gate dielectric..

2. The method of claim 1 further including:  
forming an oxide layer adjacent the lowermost portions of the sidewalls prior to forming the nitride spacers.

15 3. The method of claim 2 wherein the oxide layer is formed using a high density plasma process.

4. The method of claim 2 wherein the oxide layer is formed using a collimated sputtering process.

20 5. The method of claim 2 wherein the oxide layer is formed using a flowfill technique.

6. The method of claim 2 further including removing portions of the oxide layer to expose upper portions of the sidewalls prior to forming the nitride spacers.

25 7. The method of claim 2 wherein the oxide layer is formed using a process that results in a thicker

oxide being formed on horizontal surfaces of the wafer than along the sidewalls of the gate electrode stack.

8. The method of claim 7 wherein, following the act of forming the nitride spacers, at least a portion  
5 of the oxide formed on the horizontal surfaces is removed prior to performing the reoxidation.

9. The method of claim 7 wherein the oxide is removed from the horizontal surfaces using a selective wet etch.

10 10. The method of claim 7 wherein substantially all the oxide is removed from the horizontal surfaces prior to performing the reoxidation.

11. The method of claim 2 wherein forming nitride spacers includes:  
15 forming a nitride layer over the wafer; and etching the nitride layer to form the nitride spacers.

12. The method of claim 11 wherein forming a nitride layer includes depositing a nitride layer by  
20 chemical vapor deposition.

13. The method of claim 11 wherein etching the nitride layer includes performing an anisotropic etch.

14. The method of claim 11 wherein etching the nitride layer includes performing a reactive ion etch  
25 process.

15. A method of fabricating an integrated circuit on a wafer, the method comprising:

forming a word line stack over a gate dielectric, wherein forming the word line stack includes  
5 forming a polysilicon layer on the gate dielectric and forming a metal layer above the polysilicon layer;

forming nitride spacers along portions of sidewalls of the word line stack adjacent the metal layer, wherein at least lower portions of sidewalls of the  
10 polysilicon layer are not covered by the nitride spacers;  
and

subsequently performing a reoxidation process.

16. The method of claim 15 wherein forming a word line stack further includes forming a barrier layer  
15 above the polysilicon layer, and wherein forming nitride spacers includes forming nitride spacers along portions of the sidewalls of the word line stack adjacent the barrier layer.

17. The method of claim 15 further including:  
20 forming an oxide layer over the wafer prior to forming the nitride spacers, wherein the oxide layer is thicker on substantially horizontal surfaces than along substantially vertical surfaces.

18. The method of claim 16 wherein the oxide  
25 layer is at least about four times thicker on the substantially horizontal surfaces than along the substantially vertical surfaces.

19. The method of claim 16 wherein the oxide layer is at least about ten times thicker on the

substantially horizontal surfaces than along the substantially vertical surfaces.

20. The method of claim 16 wherein the oxide layer is formed using a high density plasma process.

5 21. The method of claim 16 wherein the oxide layer is formed using a collimated sputtering process.

22. The method of claim 16 wherein the oxide layer is formed using a flowfill technique.

10 23. The method of claim 16 further including removing portions of the oxide layer to expose the portions of the sidewalls adjacent the metal layer prior to forming the nitride spacers.

24. A method of fabricating an integrated circuit on a wafer, the method comprising:

15 sequentially forming a polysilicon layer, a conductive barrier layer, and a metal layer over a gate dielectric formed on the wafer;

etching the polysilicon, conductive barrier and metal layers to form at least one gate electrode stack;

20 forming an oxide layer adjacent lower portions of sidewalls of the polysilicon layer;

providing nitride spacers along sidewalls of the conductive barrier and metal layers; and

25 performing a reoxidation process with the nitride spacers serving as a barrier to prevent an oxidizing species from interacting with the metal layer and the barrier layer.



25. An integrated circuit comprising:  
a semiconductor wafer;  
a gate dielectric film disposed on a surface of  
the wafer;

5 a gate electrode stack disposed on the gate  
dielectric film, wherein the stack includes a plurality of  
layers; and

nitride spacers extending along sidewalls of  
the gate electrode stack other than along lowermost portions  
10 of the sidewalls.

26. The integrated circuit of claim 25 wherein  
the stack includes a polysilicon layer on the gate  
dielectric film and a metal layer above the polysilicon  
layer, and wherein the spacers extend along sidewalls of the  
15 metal layer.

27. The integrated circuit of claim 26 wherein  
the metal layer comprises a material selected from a group  
consisting of a refractory metal or a refractory metal  
alloy.

20 28. The integrated circuit of claim 26 wherein  
the stack includes a conductive barrier layer between the  
polysilicon layer and the metal layer, and wherein the  
spacers extend along sidewalls of the barrier layer.

25 29. The integrated circuit of claim 28 wherein  
the barrier layer is substantially impermeable to silicon  
and metal atoms.

30. The integrated circuit of claim 25 wherein the spacers have a thickness in the range of about 50 Å to about 500 Å.

# ABSTRACT

A method of fabricating an integrated circuit on a wafer includes forming a gate electrode stack over a gate dielectric and forming nitride spacers along sidewalls of the gate electrode stack other than along lowermost portions of the sidewalls. Subsequently, a reoxidation process is performed with respect to the gate dielectric. By providing the nitride spacers along exposed surfaces of conductive barrier and metal layers of the word line stack, those surfaces can be passivated, thereby preventing or reducing the conversion of those layers to non-conductive compounds during the reoxidation process. At the same time, the nitride spacers can be formed so that they do not interfere with the subsequent reoxidation of the gate dielectric. An integrated circuit having a gate electrode stack with nitride spacers extending along sidewalls of the gate electrode stack other than along lowermost portions of the sidewalls is also disclosed.

45290.N11

A cross-sectional view of a multi-layered structure 10. The structure consists of a central vertical column with five distinct layers, labeled 15, 14, 13, 12, and 11 from top to bottom. The layers are separated by horizontal interfaces. The central column is flanked by two side regions, 16 and 17, which are separated by a vertical interface 18. The side regions 16 and 17 are further defined by a horizontal interface 19. The entire structure is supported by a base layer 17. The layers are distinguished by different hatching patterns: 15 has diagonal lines, 14 has horizontal lines, 13 has vertical lines, 12 has a cross-hatch pattern, and 11 has diagonal lines. The side regions 16 and 17 have a diagonal hatching pattern, and the base layer 17 has a diagonal hatching pattern.

FIG. 1




FIG. 2

00550-SEP-60




FIG. 3

[illegible]

FIG. 4

This diagram shows a cross-section of a cylindrical assembly. A central core (10) is surrounded by multiple layers (11, 12, 13, 14, 15, 16, 17, 18, 19, 20). The layers are distinguished by different hatching patterns. A central vertical line (22) runs through the core. The assembly is mounted on a base (17) which has a flange (19) and a central opening (20). The base is surrounded by a material (16) which is also hatched. The entire assembly is labeled with various reference numerals (10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 22) and arrows indicating specific features.

FIG. 5






FIG. 6

A cross-sectional diagram of a mechanical or structural assembly. The central part consists of five stacked layers with different hatching patterns: diagonal lines from top-left to bottom-right, horizontal lines, diagonal lines from bottom-left to top-right, vertical lines, and horizontal lines again. This stack is flanked by two curved, wedge-shaped components labeled 10 and 11. Below the stack is a thick base layer labeled 17, which has a thin layer labeled 16 on its top surface. A label 18 points to the interface between the stack and the base. Various other labels point to specific parts: 12 points to the right side of the stack; 13, 14, and 15 point to the upper curved components; 19 points to the base layer; 22 points to the left curved component; and O<sub>2</sub> points to the outer surfaces of the curved components.

FIG. 7

005793 05600




FIG. 8

0057650-55342560




FIG. 9

FORM GATE DIELECTRIC ON UPPER SURFACE OF  
SUBSTRATE



FORM WORD LINE STACK WITH CONDUCTIVE BARRIER  
AND/OR METAL LAYERS OVER GATE DIELECTRIC



FORM OXIDE LAYER OVER SURFACE OF WAFER



OPTIONALLY REMOVE THIN OXIDE LAYER FROM  
SIDEWALLS OF WORD LINE STACK



FORM NITRIDE SPACERS ALONG SIDEWALLS/EDGES OF  
BARRIER LAYER AND METAL LAYER OF WORD LINE  
STACK



OPTIONALLY REMOVE PART OR ALL OF THE OXIDE LAYER FROM  
SURFACE OF WAFER



PERFORM SOURCE/DRAIN REOXIDATION

FIG. 10

09577835.084500




FIG. 11

COMBINED DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled PASSIVATION OF SIDEWALLS OF A WORD LINE STACK, the specification of which

☒ is attached hereto.

☐ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_  
and was amended on \_\_\_\_\_.

☐ was described and claimed in PCT International Application No. \_\_\_\_\_  
filed on \_\_\_\_\_ and as amended under PCT Article 19 on \_\_\_\_\_.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose all information I know to be material to patentability in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby appoint the following attorneys and/or agents to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: Stephan J. Filipek, Reg. No. 33,384; John B. Pegram, Reg. No. 25,198; William J. Hone, Reg. No. 26,739; Frederick H. Rabin, Reg. No. 24,488; Richard P. Ferrara, Reg. No. 30,632; Samuel Borodach, Reg. No. 38,388; Andrew T. D'Amico, Reg. No. 33,375; and Andrew N. Parfomak, Reg. No. 32,431.

Address all telephone calls to Samuel Borodach at telephone number 212/765-5070.

Address all correspondence to Samuel Borodach, Fish & Richardson P.C., 45 Rockefeller Plaza, New York, NY 10111.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patents issued thereon.

Full Name of Inventor: Pai-Hung Pan

Inventor's Signature: *Pai-Hung Pan* Date: 08/12/99

Residence Address: Boise, Idaho

Citizen of: United States of America

Post Office Address: 2773 East Migratory Drive, Boise, ID 83706

COMBINED DECLARATION AND POWER OF ATTORNEY CONTINUED

Full Name of Inventor: Martin C. Roberts

Inventor's Signature: Martin C. Roberts Date: 8/12/99

Residence Address: Boise, Idaho

Citizen of: United Kingdom

Post Office Address: 1066 N. Hearthstone Drive, Boise, ID 83702

Full Name of Inventor: Gurtej S. Sandhu

Inventor's Signature: Gurtej Sandhu Date: 8/12/99

Residence Address: Boise, Idaho

Citizen of: United Kingdom

Post Office Address: 2964 E. Parkriver Drive, Boise, ID 83706

Full Name of Inventor: Weimin Li

Inventor's Signature: Weimin Li Date: 8/12/99

Residence Address: Boise, Idaho

Citizen of: Peoples Republic of China

Post Office Address: 14124 W. Chadford, Boise, ID 83713

Full Name of Inventor: Christopher W. Hill

Inventor's Signature: Christopher W. Hill Date: 8/12/99

Residence Address: Boise, Idaho

Citizen of: United States of America

Post Office Address: 1015 N. 16, Boise, ID 83702

005764-000000



COMBINED DECLARATION AND POWER OF ATTORNEY CONTINUED

Full Name of Inventor: Vishnu K. Agarwal

Inventor's Signature: \_\_\_\_\_

Date: \_\_\_\_\_

8/12/99

Residence Address: Boise, Idaho

Citizen of: India

Post Office Address: #A303 2382 E. Red Cedar Lane, Boise, ID 83716

56076 N11

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:  
Pai-hung Pan et al.

COPY

Serial No.: 09/376,232

Group Art Unit: 2815

Filed: August 18, 1999

Examiner: Not Yet Assigned

For: PASSIVATION OF SIDEWALLS OF  
A WORD LINE STACK

Assistant Commissioner for Patents  
Washington, D.C. 20231

**POWER OF ATTORNEY BY ASSIGNEE AND  
CERTIFICATE BY ASSIGNEE UNDER 37 CFR § 3.73(b)**

Micron Technology, Inc., Assignee of the entire right, title and interest in the above-identified application by virtue of the Assignment, a copy of which is attached hereto, hereby appoints the attorneys and agents of the firm of Dickstein, Shapiro, Morin & Oshinsky, listed as follows: Gary M. Hoffman, 26,411; Thomas J. D'Amico, 28,371; Donald A. Gregory, 28,954; James W. Brady Jr., 32,115; Jon D. Grossman, 32,699; Mark J. Thronson, 33,082; Jeremy A. Cubert, 40,399; Laurence E. Fisher, 37,131; Brian A. Lemm, 43,748; Gianni Minutoli, 41,198; Edwin Oh, P-45,319; Eric Oliver, 35,307; William E. Powell III, 39,803; Paul L. Ratcliffe, 45,290; Mark E. Strickland, 45,138 and Salvatore P. Tamburo, 45,153, and also attorneys of Micron Technology, Inc. as its attorneys with full power of substitution to prosecute this application and to transact all business in the Patent and Trademark Office in connection therewith.


The Assignee certifies that the above-identified assignment has been reviewed  
and to the best of the Assignee's knowledge and belief, title is in the assignee.

Please direct all correspondence regarding this application to the following:

Thomas J. D'Amico  
Dickstein Shapiro Morin & Oshinsky LLP  
2101 L Street NW  
Telephone: (202) 785-9700  
Fax: (202) 887-0689

COPY

MICRON TECHNOLOGY,  
INC.



Michael L. Lynch  
Chief Patent Counsel  
Registration No. 30,871

Dated: April 11, 2000